MINERνA (Main INjector ExpeRiment ν-A) is a new few-GeV neutrino cross section experiment that began taking data in the FNAL NuMI (Fermi National Accelerator Laboratory Neutrinos at the Main Injector) beam-line in March of 2010. MINERνA employs a fine-grained scintillator detector capable of complete kinematic characterization of neutrino interactions. This paper describes the MINERνA data acquisition system (DAQ) including the read-out electronics, software, and computing architecture.
timing, including clock and encoded signals, one is dedicated for data, one 48 is used to indicate the sync-lock status of the data Serializer/Deserializer 49 (SERDES) and one for a test pulse.
50
The readout chain is connected at both ends to a custom VME mod- CROC channels contains a 6 kB dual-port memory for storing messages
55
(called "frames") from the FEBs. The CROCs in turn receive timing and 56 trigger commands from another custom VME module, the CROC Interface
57
Module (CRIM) 8 , each of which distributes timing to up to four CROCs.
58
MINERνA uses two VME crates, each containing a CAEN V2718 crate con-59 troller 9 , two CRIMs, and roughly a half-dozen CROCs. There is no hit-based 60 trigger but rather a timing-based integration gate synchronized to the FNAL Table 2 : Frame sizes per FEB for MINERνA data objects. The FPGA programming frames track configuration details and provide data on the high voltage, gate initiation time, and some useful error-checking bits. The TriP-t chips were originally designed for the D0 experiment 12 and so carried timing data that is not usable by MINERνA. These data were trimmed in the packing algorithm for more efficient use of space. This reduced storage bloat, but did not meaningfully impact speed. Only discriminator frames are of variable size. The TriP-t programming frames are not read or written to during data acquisition. They are only accessed during configuration stages by the slow controls.
calibration gate readouts require 1600 (channel occupancy is lower in physics 125 gates). Therefore, reading a typical "cycle" (single physics gate plus single clock is supplied by the internal crystal oscillator. See Table 3 their counters to a value specified in the FPGA programming registers.
208
This is part of the timing synchronization scheme for the FEBs. 
246
This output is passed through the MvTM itself for shaping and delay.
247
4. The CRIM is run in one of two timing modes (see Table 3 ). In the 
TriP-t "Push" Behavior

259
Understanding hit storage is important for understanding hit timing. The
260
TriP-t has a 48-cell deep analog pipeline and integrated charge is pushed into 261 this pipeline when the discriminator fires according to a process described be- 
266
There is flexibility in the maximum number of hits that may be stored, but (or "hit") for each stored set of charges in the pipeline (for each "pipe").
276
The different times associated with these processes are tunable by the user.
277
In MINERνA, the standard gate length is 1702 clock ticks (≈16 µs). The the firing high-gain chip, the "parallel" high-gain chip must also be pushed.
302
Thus, there are effectively two logical units, 32 channels in size, on each 303 board that are used to fill the analog pipelines. 
Clock Ticks and Time
305
Time on the FEBs is set relative to a free-running counter that counts 306 up in clock ticks until it reaches the 32-bit unsigned integer maximum, at 307 which point it simply rolls over to zero. 6 shows the memory structure of a discriminator bank.
349
There is another form of dead time due to hit saturation. This occurs 350 when the number of "pushes" allowed by the pipeline depth are exhausted.
351
In this case, charge continues to integrate, but additional hits are no longer 352 time-stamped.
353
Figure 4: A specific dead-time illustration on one FEB. Consider a hit on TriP-t 0. This hit will set a timestamp, T 0 here, and cause a pipeline push 16 clock ticks later for TriPt chips 0, 1, and 4. A later hit at time T 1 above does not initiate a new pipeline push and the time is stamped relative to T 0 . The ADCs are effectively dead between T 0 + 16 and T 0 + 36 clock ticks. After that point, the ADCs on those TRiPs are fully live again and new hits over threshold will be timestamped.
Figure 5: A generic example of the organization of data within the discriminator and ADC banks. The columns ("Hit X") denote hit RAM Functions -all of the data in the column is read at once and partial pipeline reads cannot be performed. In this case, there was a hit on either TriP-t 0 or 1, another independent hit on either TriP-t 2 or 3, and a final hit on TriP-t 0 or 1. The ADCs cannot distinguish which TriP-t in the two pairs contained the initial hit for that pair. Again, this diagram does not distinguish which TriP-t had the channel hit first, and it cannot distinguish which of the hits in the "Hit 1" RAM Function was earlier -the discriminator bank must be decoded for that information. The end of integration "hit" is not included in the set of ADC banks shown here. It would appear in a new column titled "Hit 2" and would appear in all TriP-t 's. For each FEB read out, the following RAM Functions: ReadDiscr, ReadHit0, ..., ReadHit7 are looped through.
The discriminator block RAM for one TRiP is 16 bits wide (16 channels wide) and 20 bits deep (16 delay ticks, a 2 bit quarter tick, and then the system timestamp).
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Figure 6: A visualization of the discriminator bank for a single TriP-t chip. The system tick is stored in the 32 bits at the "bottom" of the figure. Quarter ticks for each channel are stored in the 32 bits above that at 2 bits per channel. Finally, the delay ticks are stored in 16 bits for each channel above the quarter ticks. 
FEB Timing Synchronization
Run Control
401
The run control is written in Python for flexibility and platform-independence.
402
There are two external Python libraries (in addition to the DAQ software, 
The VME Rack
463
The VME Rack contains the two VME crates that hold the MINERνA Figure 7: Connection map for the MINERνA readout system, ignoring AC distribution, FESB power, and safety systems. Network connections are also suppressed -every device with an internet name is linked to the network switch housed in the VME rack. may be deployed throughout the racks and over the detector surface.
473
The device also logs humidity, pressure, and temperature at the end of 474 six cabled sensors deployed on the detector. and 10 for the VME module assignment in Crates 0 and 1 respectively. O1   I1   O2   I2   O3   I3   O1   I1   O2   I2   O3   I3   I1   O2   I2   O3   I3   O4   I4   I1   O2   I2   O3   I3   O4   I4   O1   I1   O2   I2   O3   I3   O4   I4   O1   I1   O2   I2   O3   I3   O4   I4   O1   I1   O2   I2   O3   I3   O4   I4   CROC_2  CROC_3  CROC_4  CROC_5  CROC_6  CROC_7   O1   O2   O3   O4   T  T  T  T  T  T  T  MC   I1   I2   I3 waveform digitizer 25 mounted in VME Crate 0 in the VME Rack. ing. In the event of a full power failure, the system will remain live for 554 over thirty minutes. 
The Spares Rack
Rack Protection System and AC Power Distribution
595
Rack protection is provided by the BiRa Systems RPS unit model 8884 27 ,
596
which monitors a smoke detector in each of the three racks on the platform.
597
If smoke is detected, the RPS unit drops the interlock signal, disabling the 598 AC distribution chassis. The RPS also generates an emergency power output 599 (EPO) signal that immediately disconnects the internal batteries on the UPS. as it does for data handling. As a consequence, these monitoring data are 654 packaged with the physics data directly and exist as part of that stream.
655
For monitoring purposes, the MINERνA near-online, or "Nearline," clus-
656
ter runs an ET client that is notified about the beginning and end of runs.
657
During a run, it reads data from the DAQ head node frame-by-frame. When it completes an event (signified by reading the DAQ event header frame)
659
it converts the binary data into MINERνA "RawDigits" (the most basic After each run a copy of the raw binary data file is pushed to the disk 666 and tape for permanent storage. See Fig. 15 for a flowchart of the scheme.
667
A long-term rolling copy of recent raw data is kept on the DAQ system itself and putting it into a wait state to speed up the change) and our run control 686 system is constantly being improved to minimize the opportunity for exper-687 imenters to make mistakes when running the system while still providing 688 flexible operational control.
